The Application Benefit of X-series 6.5kV/900A HVIGBT for Rolling Stock

Shota Saito*, Junya Sakai*, Kenji Hatori*, Kazuhiro Kurachi* HuBo**, SongGS** *Mitsubishi Electric Corporation, 1-1-1 Imajukuhigashi, Nishi-Ku, Fukuoka, Japan ** Mitsubishi Electric & Electronics (Shanghai) Co., Ltd.






Name : Shota Saito

Company : Mitsubishi Electric Corporation

- Address : 1-1-1 Imajukuhigashi, Nishi-Ku, Fukuoka, Japan
- Institute : Application Engineer








<u>OUTLINE</u>

- 1. Introduction
- 2. Chip technologies
- 3. Application benefit
- 4. Conclusion



Introduction(Product features)





Introduction(Comparison of Conventional product and new product)

	CM750HG-130R (Conventional)	CM900HG-130X (New)
Package size	190 * 140 * 48mm	←
V _{CES}	6.5kV	←
I _C	750A	900A
T _{jop(Max)}	125°C	150°C



<u>OUTLINE</u>

Introduction
 Chip technologies
 Application benefit
 Conclusion




LNFLR for expansion of active area

LNFLR: <u>Linearly-Narrowed Field Limiting Ring</u>

$\mathsf{FLR}{\rightarrow}\mathsf{LNFLR}$

• It is Capable of shrinking the edge termination width by 50% without deteriorating the device's blocking capability and dynamic ruggedness.

• It relaxes the electric field of the PN junction and lowers the maximum temperature of the IGBT from 770K to 574K.






LNFLR for expansion of active area

LNFLR: <u>Linearly-Narrowed Field Limiting Ring</u>




Active area 28%up



IGBT





8

R_{th} of IGBT is reduced by 17% and *R_{th}* of diode is reduced by 27% by optimizing chip edge termination







CSTBT: <u>Carrier</u> <u>Stored</u> <u>Trench</u> Gate <u>Bipolar</u> <u>Transistor</u>

•CSTBT[™] (III) can improve the trade-off between conduction loss and switching loss by the effect of the trench structure and carrier storage layer.

• It reduces V_{CEsat} by 40% with the same E_{off} compared to the conventional product.







Partial P Collector for high robustness

•The maximum operating temperature of the X-series 6.5kV/900A HVIGBT is designed at 150 °C.

•npn transistor, the field failure rate become 1.37 times if use temperature rises 125°C to 150°C(MIL standard).

•Design margin against high temperature on a semiconductor device is important.

FIT rate is calculated according to MIL-HDBK-217F standard

Tj	Vcc	Ic _{RMS}	fc	Pr	λb	πT	πA	πR	πS	πQ	πE	$\lambda P \times 10^{3}$ [FIT]	
125	3600	450	150	1118	7.4.E-04	5.94	0.7	13.4	0.251	1	9	93	
150	3600	450	150	1118	7.4.E-04	8.14	0.7	13.4	0.251	1	9	128	

The detail calculation formula of FIT rate:

Category: Transistors, Low frequency (< 200MHz), Bipolar (NPN)

$$\lambda_{P} = \lambda_{b} \times \pi_{T} \times \pi_{A} \times \pi_{R} \times \pi_{S} \times \pi_{Q} \times \pi_{E}$$
 [Failures/10⁶ Hours]

 $\lambda_b = NPN$ basic failure rate

- π_{T} = Temperature factor, "= exp[-2114(1/Tj+273 1/298)]"
- π_A = Application factor, "switching" operation = 0.7
- π_{R} = Power rating factor, "(Pr)^{0.37}" (Pr = inverter power loss calculation results by MelcoSim)
- π_{s} = Voltage stress factor, "Vcc / Vces"
- π_Q = Quality factor, "JANTX" = 1.0
- π_{E} = Environment factor, "G_M: for transport" = 9.0, "N_S: for Power Transmission = 9.0"


1.37 times






Partial P Collector for high robustness

Pirtial P Collector provides sufficient margin for deterioration and failure due to turn-off switching even at high temperatures
 It can successfully turn off switching at Tj = 150 °C, I_C = 3600 A (4.0x IC(nom)).



Wide SOA margin

- → Partial P collector
- Minimize hole injection efficiency in edge termination







RFC: <u>R</u>elaxed <u>F</u>ield of <u>C</u>athode

RFC for high robustness

•RFC provides sufficient margin for deterioration and failure due to reverse recovery even at high temperatures

• It can smoothly reverse recovery without snap-off behavior, at $Tj = 150 \ ^{\circ}C$.







OUTLINE

Introduction
 Chip technologies
 Application benefit
 Conclusion





Shota Saito



Cooling fin

Condition: V_{CC} =3600V, I_{O} =750Apeak, f_{C} =500 Hz, Modulation ratio=1, f_{O} =50Hz, P.F=+0.85, T_{S} =80°C







*Tresistance of the power semiconductor product and that of the radiatrion fin are 1:1



Reduce FIT rate

Condition: V_{CC} =3600V, I_{O} =750Apeak, f_{C} =500 Hz, Modulation ratio=1, f_{O} =50Hz, P.F=+0.85, T_{S} =80°C






*MIL standard. 15

Power loss simlaton



Improving inverter efficiency by expanding the frequency range







OUTLINE

- Introduction
 Chip technologies
 Application benefit
- 4. Conclusion



Shota Saito



Conclusion

With chip technology of CM900HG-130X

Excellent performance

- 40% reduction in conduction loss



- the improvement of the thermal resistance for IGBT part by 17% and Diode part by 27%

high reliability

- Successful turn-off switching and reverse recovery at maximum rated conditions of 150° C.

Expected long lifetime

-By replacing the conventional product, the temperature rise can be suppressed and the failure rate can be reduced by 15%.



Smaller size of power electronics equipment by optimizing the performance of the cooling fin.
 Reduction of the maintenance cost by reducing the field failure rate by 15% or more.
 Improvement of the efficiency for power electronics equipment by increasing the carrier frequency.

MITSUBISHI ELECTRIC Changes for the Better